EDA-Q: Electronic Design Automation for Superconducting Quantum Chip

  1. Bo Zhao,
  2. Zhihang Li,
  3. Xiaohan Yu,
  4. Benzheng Yuan,
  5. Chaojie Zhang,
  6. Yimin Gao,
  7. Weilong Wang,
  8. Qing Mu,
  9. Shuya Wang,
  10. Huihui Sun,
  11. Tian Yang,
  12. Mengfan Zhang,
  13. Chuanbing Han,
  14. Peng Xu,
  15. Wenqing Wang,
  16. and Zheng Shan
Electronic Design Automation (EDA) plays a crucial role in classical chip design and significantly influences the development of quantum chip design. However, traditional EDA tools
cannot be directly applied to quantum chip design due to vast differences compared to the classical realm. Several EDA products tailored for quantum chip design currently exist, yet they only cover partial stages of the quantum chip design process instead of offering a fully comprehensive solution. Additionally, they often encounter issues such as limited automation, steep learning curves, challenges in integrating with actual fabrication processes, and difficulties in expanding functionality. To address these issues, we developed a full-stack EDA tool specifically for quantum chip design, called EDA-Q. The design workflow incorporates functionalities present in existing quantum EDA tools while supplementing critical design stages such as device mapping and fabrication process mapping, which users expect. EDA-Q utilizes a unique architecture to achieve exceptional scalability and flexibility. The integrated design mode guarantees algorithm compatibility with different chip components, while employing a specialized interactive processing mode to offer users a straightforward and adaptable command interface. Application examples demonstrate that EDA-Q significantly reduces chip design cycles, enhances automation levels, and decreases the time required for manual intervention. Multiple rounds of testing on the designed chip have validated the effectiveness of EDA-Q in practical applications.

One-step implementation of nonadiabatic holonomic fSim gate in superconducting circuits

  1. M.-R. Yun,
  2. Zheng Shan,
  3. L.-L. Yan,
  4. Yu Jia S.-L. Su,
  5. and G. Chen
Due to its significant application in reducing algorithm depth, fSim gates have attracted a lot of attention, while one-step implementation of fSim gates remains an unresolved issue.
In this manuscript, we propose a one-step implementation of holonomic fSim gates in a tunable superconducting circuit based on the three lowest energy levels. Numerical simulations demonstrate the feasibility of our scheme. This scheme may provide a promising path toward quantum computation and simulation.